This 20 nm design simulates a merchant microprocessor chip, e.g. an Intel or AMD 8-core design. It is 11227.1 microns wide and 11223.7 microns high. It features:
polygons colored for double patterning on gate, contact, and metal layers.
After hierarchy expansion, the design has about 750 million transistors in the processor core logic and almost 2 billion transistors in cache SRAM, for a total of about 2.7 billion transistors.
The preliminary version of the GDSII file is about 17 gigabytes; the OASIS file is about 0.93 gigabytes.
With large blocks repeated at high levels of the design hierarchy, this test case will exercise your hierarchy management code in entirely different ways than one of the merchant SRAM test cases.
"The Company's technology established a common expectation amongst suppliers and customers regarding matters of OASIS compliance, performance and interoperability"
February 16, 2024- Yotta is offering, to qualified partners, a six-month evaluation-period, with support, for its SEMI P39-0416 OASIS Reader/Writer Source Code.